

“it is convenient to analyze a differential amplifier using this particular model . . .”

On Teaching Different Amplifiers Using a “T” Transistor Model

by

Miguel T. Escoto, Jr.*

Abstract

This paper presents a practical circuit approach in the analysis of an emitter-coupled differential amplifier pair. Development and analysis center around parameter keywords like differential gain (AD), common mode gain (AC) and common mode rejection ratio (CMRR). The Ebers-Moll Model is used to derive a “T” transistor model for signal analysis.


Introduction

The differential amplifier forms an essential gain stage in today’s operational amplifiers. Its ability to amplify and separate minute signals riding on large baseline potentials is made possible by virtue of its differential mode and common mode rejecting ratio (CMRR). This means that the output depends only on the difference between the input voltages and is not dependent in the magnitude of either input voltage. Thus interfering noise like 60 HZ hum is effectively rejected, electro-cautery potentials superimposed on ECG monitor signals are suppressed. The amplifier can perform down to direct current while retaining drift free performance. High gains are achieved by having tandem differential stage. This is typically 10^4 times.

Large Signal Transistor Model

A large signal model for a transistor was given by Ebers and Moll in 1954. The model they presented was for a P-N-P transistor. The Ebers-Moll model shown here is for an N-P-N transistor (Figure 1).

* Assistant Professor in Electrical Engineering, College of Engineering, University of the Philippines.



where

$$I' = I_{CO}(e^{V_E/V_T} - 1), I'' = I_{EO}(e^{V_C/V_T} - 1), V_T = \frac{KT}{q} \cong 26 \text{ mV at } 27^\circ$$

FIGURE 1

$\alpha_I, \alpha_N =$ Inverted and normal transport carrier ratio $I_{CO}, I_{EO} =$ reverse saturation currents (typically $\sim 10^{-9}$ A for Si) ($\sim 10^{-6}$ A for Ge) the saturation currents I_{EO} and I_{CO} are related by:

$$\alpha_I I_{CO} = \alpha_N I_{EO}$$

Manufacturer's data sheets often provide information about $\alpha (= \alpha_N) I_{CO}$ and I_{EO} so that α_I may be determined. For many transistors, I_{EO} lies in the range $0.5 I_{CO}$ to I_{CO} . (1) We now replace the model in a typical circuit below. (Figure 2).

Active Region Model

If we bias a transistor in the active region we note that for an N-P-N, the collector base junction reversed bias and the base emitter junction is forward biased.





FIGURE 2

hence we could simplify the Eber's-Moll since D_1 is off and D_2 is on.

We now simplify the model:



r_c = reverse resistance of D_1
tens of Meg ohms

FIGURE 3

From Figure 1 we solve for the current I_E :

$$I_E = -\alpha_I I_C - I' \tag{EQ. A}$$

$$I_C = -\alpha_N I_E - I'' \tag{EQ. B}$$

Substitute EQ. B into EQ. A.

$$I_E = -\alpha_I (-\alpha_N I_E - I'') - I'$$

$$I_E (1 - \alpha_I \alpha_N) = \alpha_I I'' - I'$$

$$I_E = \frac{\alpha_I I'' - I'}{1 - \alpha_I \alpha_N}$$

Substituting for I' and I'' from equation defined in Figure 1:

$$I = \frac{\alpha_I (I_{C0} (E^{V_C/V_T} - 1)) - I_{E0} (E^{V_E/V_T} - 1)}{(1 - \alpha_I \alpha_N)}$$

Since V_C is the reverse bias voltage $V_{CB} V_C = -V_{CB}$ And since

$$|V_C| \gg V_T = 26\text{mV} \text{ the term } e^{-V_C/V_T} \text{ drops out}$$

Hence:

$$I_E \approx \frac{-\alpha I_{C0} - I_{E0} (e^{V_E/V_T} - 1)}{1 - \alpha \beta}$$

When the saturation current is small, I_{C0} drops out and $V_E \gg V_T$, e^{V_E/V_T} is large.

$$I_E \approx \frac{-I_{E0} (e^{V_E/V_T})}{1 - \alpha \beta}$$

can simply be written as

$$I_E = -I_{ES} (e^{V_E/V_T}), \quad I_{ES} = \frac{I_{E0}}{1 - \alpha \beta}$$

Small Signal Model

We note from the previous section that I is opposite the assumed direction thus reversing I we can write Figure 4.




FIGURE 4


Linearize diode D: $I_E = I_{ES} e^{V_E/V_T}$

$$\frac{dI_E}{dV_E} = (I_{ES} e^{V_E/V_T}) \quad \frac{1}{V_T} = \frac{I_E}{V_T} = G_m$$

or $r = \frac{1}{G_m} = \frac{V_T}{I_E} = \frac{26mV}{I_{EQ}}$ hence the dynamic resistance

where I_{EQ} = quiescent emitter current

depends on the emitter current. We could now form the small signal model suitable for small signal analysis.




"T" transistor model

V_c is the reverse resistance of the diode D_1


~ tens of Meg ohms

B = Common emitter current gain

Using the Model on A Differential Amplifier



DC analysis ckt:



$$I_O = \frac{V_R}{4.7k}$$


$$I_O \approx \frac{-0.6 - (-V)}{R_E} = \frac{-0.6 + 10}{4.7k} \approx 2 \text{ ma}$$

$$I_{E_{Q_1}} = I_{E_{Q_2}} = \frac{2\text{ma}}{2} = 1 \text{ ma.}$$

hence

$$d_1 = r_{d_2} = \frac{26 \text{ mV}}{1\text{ma}} = 26\Omega$$

AC analysis




We can superpose V_{S1} and V_{S2} to look for V_o . However, we may define V_{S1} as equal to $V_c + \frac{V_d}{2}$ and V_{S2} as equal to $V_c - \frac{V_d}{2}$. Now, we superpose using the common mode voltage V_c and the differential mode voltage V_d .

Hence,


$$V_c = \frac{V_{S1} + V_{S2}}{2}, \quad V_o = V_{S1} - V_{S2}$$

Differential Mode Gain, A_d :

Set $v_c = 0 \quad \therefore V_{S1} = \frac{v_d}{2}, \quad V_{S2} = -\frac{v_d}{2}$



Note $I_{AC} = 0$ since we have a balanced bridge:



Hence $A_d = \frac{V_c}{V_d} = ?$


$$V_o = i5k, i = \frac{\frac{v_d}{2} + \frac{V_d}{2}}{26 + 26} = \frac{v_d}{52}$$

$$\therefore A_d = \frac{V_o}{v_d} = \frac{5k}{V_d} = \frac{5k}{2(52)} = 96.2$$

$A_d = 96.2$

Common Mode Gain, AC:

Set $v_d = 0 \therefore V_{S1} = V_c, V_{S2} = V_c$



By KVL, note $V_{AB} = +V_c - V_c = 0$ volts hence 26Ω are effectively in parallel

$$\therefore \text{Hence } i = \frac{V_c}{4.7 \text{ k} + (26 // 26)} = \frac{V_c}{4.713 \text{ k}}$$

$$A_c = \frac{v_c}{v_c} = ?$$

$$v_o = -5 \text{ k } i / 2$$

$$\therefore A_c = \frac{-5 \text{ k } (V_c / 4.713 \text{ k}) / 2}{V_c} = \frac{-5 \text{ k} / 2}{4.713 \text{ k}} = -0.53$$

$$A_c = -0.53$$

Both Modes:

$$V_o = A_d v_d + A_z v_c$$


$$V_o = 96.2 v_d + (-0.53) v_c$$

$$V_o = 96.2 v_d \left(1 + \frac{-0.53}{\frac{1}{\text{CMRR}}} \right) v_c$$

$$\text{CMRR} = \left| \frac{A_D}{A_c} \right| = \left| \frac{96.2}{-0.53} \right| = 182$$

$$\text{CMRR} = 20 \log |\text{CMRR}| = 20 \log 182 = 45.2 \text{ dB.}$$

For Example



If $V_{s1} = 10\text{mV} \sin \omega t$, $V_o = ?$

Thus

$$v_d = V_{s1} - V_{s2} = V_{s1} 10\text{mV} \sin \omega t$$

$$v_c = \frac{V_{s1} + V_{s2}}{2} = V_{s1}/2 = 5\text{mV} \sin \omega t$$

$$v_o = A_d v_d + A_c v_c$$

$$v_o = 96.2 (10\text{mV} \sin \omega t) + (-.53) 5\text{mV} \sin \omega t$$

$$v_o = 962\text{mV} \sin \omega t - 2.65\text{mV} \sin \omega t$$

$v_o = 0.959 \sin \omega t$

Conclusion

The "T" transistor model was derived from the linearized Ebers-Moll active region assumption. Note the ease with which to analyze a differential amplifier using this particular model. In an experiment I have performed, the model is accurate to within 4% at best and 11% at worst case to the actual laboratory measurements.

References:

1. **Electronics Devices and Circuits** by Millman & Halkias
McGraw Hill
2. **Electronic Circuits: Discrete & Integrated** by Schilling & Belone
McGraw Hill